

# PMSTA55; PMSTA56

PNP general purpose transistors

Rev. 04 — 17 January 2008

Product data sheet

## IMPORTANT NOTICE

Dear customer,

As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets together with new contact details.

In data sheets where the previous Philips references remain, please use the new links as shown below.

<http://www.philips.semiconductors.com> use <http://www.nxp.com>

<http://www.semiconductors.philips.com> use <http://www.nxp.com> (Internet)

[sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com) use [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com) (email)

The copyright notice at the bottom of each page (or elsewhere in the document, depending on the version)

- © Koninklijke Philips Electronics N.V. (year). All rights reserved -

is replaced with:

- © NXP B.V. (year). All rights reserved. -

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or phone (details via [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)). Thank you for your cooperation and understanding,

NXP Semiconductors

# PNP general purpose transistors

# PMSTA55; PMSTA56

### FEATURES

- High current (max. 500 mA)
- Low voltage (max. 80 V).

### APPLICATIONS

- Intended for telephony and professional communication equipment.

### DESCRIPTION

PNP transistor in a SOT323 plastic package.  
NPN complements: PMSTA05 and PMSTA06.

### MARKING

TYPE NUMBER	MARKING CODE <sup>(1)</sup>
PMSTA55	*2H
PMSTA56	*2G

### Note

- \* = - : Made in Hong Kong.  
\* = t : Made in Malaysia.

### PINNING

PIN	DESCRIPTION
1	base
2	emitter
3	collector




Fig.1 Simplified outline (SOT323) and symbol.

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CBO</sub>	collector-base voltage	open emitter			
	PMSTA55		-	-60	V
	PMSTA56		-	-80	V
V <sub>CEO</sub>	collector-emitter voltage	open base			
	PMSTA55		-	-60	V
	PMSTA56		-	-80	V
V <sub>EBO</sub>	emitter-base voltage	open collector	-	-4	V
I <sub>C</sub>	collector current (DC)		-	-500	mA
I <sub>CM</sub>	peak collector current		-	-500	mA
I <sub>BM</sub>	peak base current		-	-500	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C; note 1	-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>j</sub>	junction temperature		-	150	°C
T <sub>amb</sub>	operating ambient temperature		-65	+150	°C

### Note

1. Transistor mounted on an FR4 printed-circuit board.

## PNP general purpose transistors

## PMSTA55; PMSTA56

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient	note 1	625	K/W

## Note

1. Transistor mounted on an FR4 printed-circuit board.

## CHARACTERISTICS

$T_{amb} = 25\text{ °C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$I_{CBO}$	collector cut-off current				
	PMSTA55	$I_E = 0; V_{CB} = -60\text{ V}$	–	–100	nA
	PMSTA56	$I_E = 0; V_{CB} = -80\text{ V}$	–	–100	nA
$I_{EBO}$	emitter cut-off current	$I_C = 0; V_{EB} = -4\text{ V}$	–	–500	nA
$h_{FE}$	DC current gain	$I_C = -10\text{ mA}; V_{CE} = -1\text{ V}$	100	–	
		$I_C = -100\text{ mA}; V_{CE} = -1\text{ V}; \text{note 1}$	100	–	
$V_{CEsat}$	collector-emitter saturation voltage	$I_C = -100\text{ mA}; I_B = -10\text{ mA}$	–	–250	mV
$V_{BE}$	base-emitter voltage	$I_C = -100\text{ mA}; V_{CE} = -1\text{ V}; \text{note 1}$	–	–1.2	mV
$f_T$	transition frequency	$I_C = -100\text{ mA}; V_{CE} = -1\text{ V}; f = 100\text{ MHz}$	50	–	MHz

## Note

1. Pulse test:  $t_p \leq 300\text{ }\mu\text{s}$ ;  $\delta \leq 0.02$ .



PNP general purpose transistors

PMSTA55; PMSTA56

PACKAGE OUTLINE

Plastic surface-mounted package; 3 leads

SOT323



DIMENSIONS (mm are the original dimensions)

UNIT	A	A <sub>1</sub> max	b <sub>p</sub>	c	D	E	e	e <sub>1</sub>	H <sub>E</sub>	L <sub>p</sub>	Q	v	w
mm	1.1 0.8	0.1	0.4 0.3	0.25 0.10	2.2 1.8	1.35 1.15	1.3	0.65	2.2 2.0	0.45 0.15	0.23 0.13	0.2	0.2

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT323			SC-70			04-11-04 06-03-16

## Legal information

### Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Terms and conditions of sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## Revision history

### Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PMSTA55_56_N_4	20080117	Product data sheet	-	PMSTA55_56_3
Modifications:	• Marking table on page 2; changed type number			
PMSTA55_56_3 (9397 750 05711)	19990422	Product specification	-	PMSTA55_56_2
PMSTA55_56_2 (9397 750 04099)	19980721	Product specification	-	PMSTA55_56_1
PMSTA55_56_1 (9397 750 01579)	19970602	Product specification	-	-



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 17 January 2008

Document identifier: PMSTA55\_56\_N\_4